ABSTRACT In this paper, we have developed a methodology of a lateral profiling technique of the channel local temperature in 14 nm FinFET, incurred by the self-heating effect (SHE). As SHE happens, the thermal source generated near the drain will dissipate toward the source side. Since the interaction between RTN trap and channel carriers is very sensitive to the temperature, the channel local temperature can be extracted through this interaction process between random-telegraph-noise (RTN) trap and carriers, and the position of the channel local temperature can be obtained from the RTN trap position. The results show that the highest temperature happens at the drain edge during SHE and pFinFET exhibits a much higher temperature than that of nFinFET. Furthermore, the distribution of channel local temperature can be described by the Fourier's law of thermal conduction. Averaged channel temperature can be used to extract the thermal resistance, R th , which increases rapidly as the channel length is scaled down to 20 nm, further degrading the SHE, in terms of a significant short channel effect. We also found that the incremental channel resistance is proportional to the incremental channel local temperature, whose slope indicates the degree of SHE, and the slope of pFinFET is larger than that of nFinFET. Finally, SHE will cause 10% and 14% degradation of I d V ds for n-and pFinFET respectively. This can be reasonably explained by the decay of saturation velocity in high temperature. The results obtained based on this methodology will help us on the understanding of the SHE impact on a nano-scaled FinFET device.
I. INTRODUCTION
The self-heating effect has been an important issue since the development of the semiconductor-on-insulator (SOI) architecture in 1990s because the thermal conductance of buried SiO 2 in SOI is much smaller than that of silicon. When CMOS devices are forced by a driving voltage, channel minority carriers with a high speed transport in the crampedvolume channel between the gate-oxide and buried oxide. During this process, the phonon scattering event increases, which continues to heat up the silicon lattice. Since it is difficult to dissipate the heat through the buried oxide, the thermal is accumulated in the channel. As a result, the channel local temperature arises, known as "self-heating effect" (SHE) [1] . As MOSFETs are further scaled following the G. E. Moore's prediction [2] , the device structure has been evolved into a three-dimensional (3D) FinFET to overcome severe short-channel effect. In the first generation of FinFET, it was fabricated on SOI [3] ; however, the cost on SOI is much higher than that on bulk wafers, and hence the mainstream of FinFET has been fabricated on a bulk wafer since 22nm node [4] . In a bulk-type FinFET, there are two kinds of the shallow-trench -isolation (STI), including the isolated STI and inner-Fin STI. The former is used to isolate n-and p-well, which should be wider and deeper; the latter is inserted between fins in a multi-fin structure to define the fin-pitch, which should be narrower and shallower, Fig. 1(a) . As FinFET has been developed from 22nm, 16/14nm [5] , to 10/7nm [6] , the fin width becomes narrower, and the fin height is taller. As a result, SHE-generated heat cannot propagate through inner-fin STI in width direction and only can dissipate into the well. Efficiency of thermal dissipation in bulk FinFETs becomes worse, compared to that of planar CMOS devices, in Fig. 1 (b) and 1(c). Eventually, the SHE happens in bulk FinFET again. SHE causes the reliability degradation of FinFET, such as PBTI and NBTI [6] . As far as SHE is concerned, the most important physical parameter of FinFET is the channel temperature. In the past, researches have been dedicated to develop experimental approaches to characterizing this parameter. Menges et al. [7] utilized Atomic force Microscope (AFM) to scene tiny delta-currentsignals induced by the temperature differences from the device surface; Takahashi et al. [8] used the four-point probes to measure the channel temperature from a four-terminal poly-liner on the DUT(device under test); Franco et al. [9] used solid-state devices as temperature-sensors, such as diode or MOSFET [10] near the DUT to detect its thermal radiation during operations, as shown in Fig. 1 (d) . However, the previous works only provided an average value of the device temperature, which is measured from a relative longer distance to the DUT but not the exact local temperature inside the DUT from SHE. The uniqueness in this work is to develop an experimental measurement to characterize the channel local temperature of a FinFET by the using of random-telegraph-noise (RTN) approach so as to profile the channel local temperature along the channel. This paper is organized as follows. Section II describes the fabrication of devices. Section III will develop a methodology and its experimental approach to characterize the channel local temperature of FinFET. Section IV will give the experimental results of the channel local temperature and its lateral profile from the source to the drain. Moreover, the impacts of SHE on the FinFET will be discussed as well. Finally, summary and conclusions will be given. Fig. 2(a) and (b) show device structures of n-and p-FinFET, respectively. Fig. 2 (c) and (d) show the cross-section views of n-and p-FinFET from source to drain, respectively. Fig. 2 (e) and (f) show the TEM cross-section of n-and p-FinFET in the width direction, respectively. Si Fin-bodies have been defined with an assistance of inner-fin STI formation. Punch-through stopper has been implanted deeply into the bottom of the Fin-body to prevent the leakage current from the source-to-drain. Next, the epitaxial Si and SiGe S/D with in-situ doped impurities for n-and pFinFET have been formed and attached on the channel Fin after the sacrificial poly-gate deposition on a 0.8nm ultra-thin SiO 2 thermal oxide. After removal of the poly-gate, 2nm atomiclayer-deposition (ALD) HfO 2 was grown on 0.8m SiO 2 film. Then, ALD TiN film was deposited on HfO 2 layer, followed by the work-function metal. Finally, the post-metal-anneal at 600 • C for 5 minutes has been carried out. E.O.T. (Equivalent Oxide Thickness) is equivalent to 1.2nm (2nm HfO 2 /0.8nm SiO 2 ), formed by HK-last and metal-last process. Different dimensions of devices with various fin numbers have also been prepared.
II. THE FABRICATION OF 14NM FINFET

III. THE METHODOLOGY OF CHANNEL LOCAL TEMPERATURE PROFILING BY RTN MEASUREMENT
Random-telegraph-noise (RTN) is in the form of digital waveform with two levels, which is actually caused by the traps generated in the gate dielectric [11] - [14] . Using nchannel MOSFET as an example, when an RTN trap captures the electron, this trap has been negatively-charged, and hence V th of a transistor increases, while I d decreases accordingly. On the contrary, when the trap emits the trapped electron, V th is brought back to the low value, thereby I d jumps to a higher current level, Fig. 3(a) . Fig. 3 is defined as τ e , which is the time-to-emit of the trapped electron from the RTN trap; the high level of RTN signals is defined as τ c , which is the time-to-be-captured for an electron into the RTN trap from the channel. RTN traps can significantly impact the degradation of device reliabilities when CMOS devices are suffered from the bias-temperatureinstability [15] - [19] or breakdown [20] . One can extract the values of τ e and τ c to calculate the depth of RTN traps in the dielectrics [21] . When the self-heating effect (SHE) occurs in a FinFET, the thermal source will be generated in the Si Fin near the drain and beneath the spacer [22] , as shown in Fig. 3(c) . If an RTN trap in the gate dielectric is located in proximity to the thermal source, the capturing or emitting electrons of RTN trap will be affected by the temperature gradient from the thermal source. As a result, we came up with an idea by using the RTN trap to measure the channel temperature. Fig. 4(a) shows the comparisons of the time to emit, τ e , of nFinFET in logarithm scale, Ln|τ e |, against the drain-to-source bias, V ds , and the chuck temperature, respectively. Both values of Ln|τ e | are functions of V ds or the chuck temperature which show the same trend, that is, the higher the V ds or the chuck temperature is, the smaller the value of Ln|τ e | becomes. As the chuck temperature is fixed, the V ds goes high, the channel-to-drain depletion region is expanded, and transporting electrons in the channel will be accelerated by the built-in electric field under this depletion region, which become much hotter and reach the channel region near the drain. As a result, the local channel temperature increases when V ds is raised up. This increasing temperature intensifies the interaction between electrons and RTN traps, and the channel electrons are captured by traps more easily, making a decreasing time-to-emit (τ e ) of electrons in the RTN trap. The green line in Fig. 4 (a) is a two-slope curve. Before V ds = 0.51 V, the slope is slow changing but after that the slope changes fast. It is believed that the local temperature around this RTN trap is gradually increased when V ds > 0.51V, which gives rise to an increase of the slope. Therefore, if we keep V ds constant and raise the chuck(external) temperature to directly heat the RTN trap, we should observe a similar trend since the interaction between electrons and RTN traps obeys the same principle as the previous case. Furthermore, we can directly match the V ds and the chuck temperature through τ e in Fig. 4 (a) to plot the temperature as a function of the V ds , as shown in Fig. 4 (b), whose slope is equivalent to 380 in unit of Kelvin divided by Volt (K/V). K/V is defined as the heat-voltage (V h ), which can be derived as the following,
Since the temperature divided by voltage can be written as thermal resistance multiplied by the current, this physical quantity is reasonably treated as the heat-voltage (V h ) in perspective of a thermal circuitry. Moreover, V h can be used to efficiently quantify how much temperature can be increased in a bounded space by the external voltage during SHE. Then, one may ask how the interaction between RTN trap and electrons is affected by the channel temperature? In Fig. 4 (c), if we take a plot of Ln|τ e | against the inverse of K B T, in which K B is Boltzmann constant, a linear fitting slope can be obtained. This slope represents the 868 VOLUME 6, 2018 activation energy of an electron in the RTN trap, as derived in [23] , i.e.,
where E F -E T is defined as the activation energy, i.e., the energy difference from the trap level to the Fermi-level of the channel; g is a degeneracy factor, as unity of trapped electrons; s is the cross section of the trap; v th is the thermal velocity; n is electron concentration of the channel. In our experiments, g is equivalent to unit since we only deal with two-level signals of RTN; s is a feature only relied on the RTN trap, which can be treated as a constant; n will be saturated as the minority carriers in channel are strongly inverted. Therefore, we neglect dependency of Ln |τ e | on the last term of (2.2). Since v th is a logarithm function, it shows much weaker dependency on Ln |τ e | than (E F -E T )/ K B T. As a result, T is the only dominant factor dependent on varying of Ln |τ e |. In other words, the captured electrons need to be activated by the environment temperature from the energy level of the trap and jump to the activation energy level by tunneling through the energy barrier of the gate dielectrics to the channel, in Fig. 4(d) and (e). Although the process of capture and emission for RTN traps should involve the mechanism of trap-assisted tunneling(TAT) [24] , [25] , we can still use simple equations, (2.1) and (2.2), which only consider the thermal activation and direct tunneling mechanisms, for the extraction of activation-energy levels. Fig. 4(f) shows the simulated results of lattice temperatures for nFinFET under V gs = 0.75V and V ds = 0.5V to 0.6V in consideration of the quasi-ballistic transport and hydrodynamic model. It was found that the thermal source was generated at the underlapped region between the gate and the drain. At V ds = 0.5V, the temperature is slightly larger than the environmental temperature, 300K. With gradual increase of V ds , the temperature around the thermal source raises correspondingly, up to ∼330K, which is comparable to the results given in Fig. 4(b) . Since the increment of local temperature around RTN trap will assist the jump of trapped electron from the trap to the activation energy level, clearly, we can detect the change of channel local temperature by the inspection of τ e from RTN measurement. However, the channel local temperature detected by the RTN trap is strongly dependent on the lateral distance of the trap to the thermal radiation. The closer the distance of RTN trap to the thermal source is, the higher the channel local temperature will be detected. Then, if we can identify each RTN trap in the lateral position of gate dielectrics, the lateral profile of channel local temperature caused by SHE can be delineated. Fig. 5 shows the channel band-diagram in the direction of source-to-drain. It was found that the interaction between the RTN trap and electrons is most sensitive at the channel-barrier peak [21] , [26] . If we apply a positive V ds on a FinFET, the barrier peak will be shifted to the source side owing to the drain-induce-barrier -lowering (DIBL). On the other hand, if a positive V ds is applied at the source of a nFinFET, the barrier peak moves to the drain side. So, we can sense the RTN signals at each lateral position in the gate dielectric via the shift of the channel barrier peak by sweeping V ds or V sd . But it is to be noted that by using this approach, the V gs is kept low around V th , in our case: 0.25V∼0.5V, to avoid the occurrence of SHE. After determination of the trap position, the V gs can be ramped high to V dd so that we can observe the SHE effect and detect the local temperature around the trap through RTN measurement.
Moreover, the relationship between the channel-middle position and the shifted channel barrier peak can be given by [26] :
where Y peak is the position of shifted channel barrier peak from the channel middle, (L eff -L)/2. L eff is the effective channel length, and L is the depletion length of the channel-to-drain junction or the channel to source junction as V ds or V sd is applied respectively. S.S. is the subthreshold swing of I d -V gs at a certain V ds bias, and S.S. 0 is the subthreshold swing of I d -V gs at V ds = 0.05V. V bi is the channel-barrier height, and V c.max is the built-in potential between the source and channel. V bi and V c,max can be extracted experimentally. However, L eff should be further characterized.
As shown in Fig. 6(a) , the effective channel length (L eff ) is defined as the distance in the channel between the source and drain(S/D) beneath the gate dielectric. Before 28nm node, the overlapped region of S/D under the gate dielectric ( L in Fig. 6(a) ) have been adapted to aggressively reduce the conducting channel in terms of the decreasing S/D resistance. It is important to characterize the effective channel length for the determination of the RTN lateral position. We may VOLUME 6, 2018 869 use the charge pumping technique to extract the effective channel length as follows.
If the distribution of interface traps between the gate dielectric and channel is uniform, the charge-pumping current is reasonably assumed to be proportional to the effective channel length. So, if we plot the charge-pumping current against the mask lengths of the same width devices, the intercept of this line extends to I cp = 0 gives the value of the overlap between the gate and source/drain [27] , i.e., 2 L in Fig. 6(b) where the effective channel length is smaller than the mask gate length. The effective channel length is to subtract the overlapped length(L ov ) from the mask gate length (L mask ). Fig. 6 (c) provided measured data of L eff by using charge pumping technique in 28nm (the green curve) and 14nm (the blue curve) nMOSFET, respectively. For 28nm ones, the intercept of the straight line with x-axis gives 2 L = 9nm, i.e., the effective channel length is 19nm. On the other hand, for 14nm ones, the intercept gives a value of 2 L = −8nm. This negative value has a different meaning from that of 28nm node which is positive. In other words, there are the so-called underlap regions underneath the spacer region in the channel, labeled as L uLp , in which the source and drain do not overlap with the gate, as shown in Fig. 6(d) where the effective channel length is longer than the mask gate length. As a result, the effective channel length of 14nm FinFET is around 28nm.
In short, we have used the channel barrier peak, Fig. 5 , to determine the lateral position of the trap from the source to the drain. Also, from the dependence of τ e on the local temperature, Fig. 4 , we may calculate the channel local temperature by using RTN measurement. Moreover, the effective channel length has been determined by the charge-pumping measurement, Fig. 6 . To combine the above measured or calculated information, we may obtain the detailed lateral profile of the channel local temperatures. Fig. 7(a) shows the lateral profile of process-induced RTN traps from the source edge to drain edge of nFinFET. There are three traps characterized from three different nFinFETs with the same dimension. All traps are shown in a Gaussianshape. As channel electrons are gradually approaching to the RTN trap, RTN trap will capture electrons more easily, in terms of the increment of τ e . On the contrary, if electrons are away from the RTN trap, it is more difficult for RTN trap to capture electrons, leading to a decrease of τ e . Therefore, the closer the electrons to the RTN trap is, the larger τ e can be measured. Finally, a Gaussian distribution of RTN trap potential can be depicted. The peaks of these Gaussian distributions are the centers of RTN traps. After the determination of the trap positions, τ e can also be used to correlate the local channel temperature and the V ds bias based on the methodology mentioned in the last section, and the result are given in Fig. 7(b) . The dotted circles of Fig. 7(b) are the measured raw data, the solid line is modeled by Fourier's law of thermal conduction, which is given by
IV. ANALYSIS OF THE CHANNEL TEMPERATURE
Q is the thermal conductance; k is the thermal conductivity; A is the cross-section area of the channel in FinFET, and x is the distance in the channel lateral direction. As far as the steady-state is concerned, and k is constant, if the heat generation rate is g in FinFET during SHE, the one-dimensional 870 VOLUME 6, 2018 heat transfer equation can be derived from Eq. (5) as,
The unknown constant parameters, c 1 and c 2 , can be extracted by the parabola regression algorithm, given that the values of temperature(T) for the channel lateral positions have been experimentally characterized. k is the inverse of thermal resistance, R th , which can be extracted experimentally(see Fig. 9 ), and k used here is 0.85(nW/K) for nFinFET and 0.65(nW/K) for pFinFET with L mask = 20nm. As far as the parameter, g, is concerned, it is used as a tunable parameter to fit the curve well. Hence, g is 0.98 nFinFET and 0.83 for pFinFET with unit of (k/cm) 2 (nW) −1 . In Fig. 7 , the dots are fitted on the modeled line very well, and the highest local temperature (>500K) has been detected near the drain. Moreover, the channel local temperature has been decayed sharply from the drain edge to the source edge. The latter is very close to the temperature around the environment. (350K) The result shows the efficiency of heat dissipation for the 14nm nFinFET is good enough because it still can be dissipated from the source-to-drain rapidly.
On the other hand, Fig. 8(a) shows the experimental results of lateral profiles for process-induced RTN traps in pFin-FET. Depths of RTN traps for pFinFET are deeper than those of nFinFET. The shape of RTN traps in pFinFET exhibits a Gaussian-like as well. The local temperature of each RTN traps has been plotted in Fig. 8(b) , where the dotted circles are the measured raw data, and the curve is a fitting line, predicted by Fourier's law of Thermal conductance. The trend of the fitting curve is similar to that of nFinFET in Fig. 7(b) ; however, the channel local temperature of pFinFET, 630K, near the drain, is higher than 500K of nFinFET, which shows that the efficiency of heat dissipation in pFinFET is much worse than that in nFinFET. This is because SiGe has been used as the stressor in S/D to enhance the mobility of pFinFET instead of Si in S/D of nFinFET. The thermal conductance of SiGe is much smaller than that of Si. Hence, the efficiency of heat dissipation is quite low in channel lateral direction for pFinFET, leading to much higher channel local temperature. As a result, pFin-FET has suffered from serious SHE, which will deteriorate the device's electrical characteristics. In the following, Fig. 9 will analyze the thermal resistance, which can be expressed as,
where R th is the thermal resistance; T DUT is average local temperature of DUT; T env is environmental temperature. Fig. 9 (a) plots averaged local temperature against power per fin, whose slope defines R th . Fig. 9 (b) compares R th for the devices with different mask lengths. It was found that R th increases as the mask length decreases. Moreover, R th increases sharply as the mask length is smaller than 20nm, which shows that the short-channel effect aggravates the self-heating effect. The results show that R th is 3.87(MK/W) for an 14nm nFinFET with the mask length equivalent to 16nm, which is close to the value of 3.82(MK/W) in the 16nm nFinFET, reported by IBM. [28] Fig. 10(a) shows the increment of channel total resistance, R tot as function of the incremental channel local temperature. The result shows that R tot is linearly proportional to the channel averaged temperature for n-and p-FinFET. Moreover, the slope of Fig. 10(a) can indicate how much FinFET has been suffered from the SHE. 0.88 of the slope in pFinFET is larger than 0.63 in nFinFET, which again confirms SHE in pFinFET is VOLUME 6, 2018 871 more serious than that in nFinFET. Since we have already known the amount of temperature generated in the channel of FinFET through R th in Fig. 10(a) , and R tot was increased by this generated channel temperature, then we can obtain the characteristics of I d V ds without being suffered from SHE, as shown in Fig. 10(b) . 10% decrease of I d V ds in nFinFET and 14% in pFinFET have been observed due to SHE. To benchmark our experimental results, the values of 11% and 10.8% for I d,sat degradation for 14nm n-and pFinFET have been reported in [29] . The authors used high speed(200ns) pulsed I-V measurement to exclude the self-heating effect so as to obtain SHE-free I-V characteristics. Since, the S/D of pFinFET in [29] is not fabricated by SiGe, the I d V ds degradation of pFinFET suffered from SHE is comparable to that of nFinFET, which is different from our results. But what is the exact physical mechanism behind this I d V ds degradation through SHE ? To answer this question, the drain current of FinFET can be governed by the quasi-ballistic transport, [30] 
C ox is the inversion capacitance of gate dielectrics; V sat is the saturation velocity; B sat,q is the ballistic coefficient. Because the V gs of I d V ds in Fig. 10(b) has been normalized by the V th , the term, V gs -V th , in (8) , can be ignored. Moreover, owing to the DIBL, the channel barrier has been shifted to the source side under the condition of the driving voltage, which is far from the thermal source of SHE. Thus, B sat,q can be also neglected. Finally, I d is proportional to V sat , which can be modeled by:
A is the temperature coefficient. By using Eq. (9), A can be extracted from Fig. 10(b) , 0.27 for nFinFET; 0.22 for pFin-FET. To benchmark the value of A, 0.26 has been reported in [31] and [32] for electron saturation velocity in intrinsic Si bulk, which is very close to our experimental data, 0.27. Therefore, it is confident for us to claim that the degradation of drain-current is caused by the decay of saturation velocity at a higher temperature due to SHE. On the other hand, in comparison of the A for pFinFET, there is a wide range of A form 0.06 [33] , 0.1 [32] , to 0.37 [34] in previous experimental results, of which our result, 0.22, is in the range. The exact value of A in pFinFET is still an open question, which needs more experimental evidences.
V. SUMMARY AND CONCLUSION
In summary, a new methodology based on RTN measurement has been developed successfully to laterally profile the channel local temperature. By taking advantage of the proximity of traps to the channel from the RTN measurement, τ e of RTN traps can be utilized to extract the local temperature along the channel. Results have shown that the highest local temperature is near the drain side, and the profile obeys Fourier' law of the thermal conduction very well. Furthermore, the local temperature of pFinFET is about 170K higher than that of nFinFET because a worse thermal conduction material, SiGe, in S/D of pFinFET resists heat dissipation from the lateral direction. Next, the thermal resistance, R th , has been analyzed. The results showed that as the channel length is shrunk, R th increases sharply, in terms of a noticeable short channel effect. To examine the impact of SHE on electrical characteristics of FinFET, it was found that the incremental channel resistance is proportional to the incremental channel averaged temperature, whose slope reflects the degree of SHE. The results double-confirmed that pFinFET exhibits a worse SHE than nFinFET. Finally, we have obtained the characteristics of I D -V DS with and without SHE experimentally. As far as SHE is concerned, the drain current decays 10% and 14% for n-and pFinFET respectively. And the degradation can be well explained by the degeneration of saturation velocity at high temperature, which can be represented by a temperature coefficient, A. The values of A in our work is 0.27 and 0.22 for n-and p-FinFET, and the former is very close to the previous published data [31] , [32] . In addition, the self-heating effect degrades seriously the device mobility and saturation velocity. This further aggravates the noise margin of SRAM [35] which is crucial to the design of FinFET. This work provides valuable information on the understanding of SHE-resistant design of future generation FinFET and can be possibly extended to the study of future nanowires. OSBERT CHENG (M'10) received the Ph.D. degree in electronics engineering from National Chiao Tung University, Hsinchu, Taiwan, and the master's degree from National Tsing Hua University, Taiwan. He is currently the Associate Vice President of the Advanced Technology Development Division, United Microelectronic Corporation, Taiwan. He has been involved in developing the foundry platform with more than eight technology nodes. He is currently leading the advanced device, SRAM, mixed signal, reliability, and TCAD research and development team.
He is currently a member of the Technical Program Committee of IEEE VLSI Technology Symposium.
874 VOLUME 6, 2018
